Master - High speed interface circuits

Candidates will be involved in the architecture definition of High Speed interface circuits (up to 28 Gbit/sec)

Main tasks:

  • Component selection
  • Design For Testability analysis and production issues
  • Design of electrical diagram
  • Layout constraint definition
  • Laboratory prototype testing (using oscilloscopes, network analyzers, thermal chambers, etc…)

Keywords: High Speed Circuits, Testing, Design for Testability

Company: Ericsson, Genoa site.


Copyright DITEN 2015 | Privacy Policy

This website uses cookies to improve navigation. Using the site is considered accepted our policy on cookie .